



LC573104A, 573102A

4-bit Single Chip Microcontroller

Preliminary

Overview

LC573104A and LC573102A are CMOS 4-bit microcontrollers featuring low-voltage operation and low power dissipation.

Both LC573104A and LC573102A incorporate a 4-bit parallel processing ALU, 4K bytes/2K bytes ROM, a 64×4-bit RAM, a 16-bit timer, and an infrared remote control transmission carrier output circuit.

Applications

- Remote controller.
- Control of small measuring instruments.

Features

- ROM : 4096×8 bits (LC573104A)
2048×8 bits (LC573102A)
- RAM : 64×4 bits
- Cycle time

| Cycle time | System clock generator | Oscillation frequency | Supply voltage |
|------------|-----------------------------|-----------------------|----------------|
| 17.6μs | Ceramic oscillation circuit | 455kHz | 2.3 to 6.0V |

• Current Drain

a. At normal operation

| Current drain | System clock generator | Oscillation frequency | Supply voltage |
|---------------|------------------------|-----------------------|----------------|
| 150μA typ | CR oscillation | 455kHz | 3.0V |
| 400μA typ | CR oscillation | 455kHz | 5.0V |

b. HALT mode

| Current drain | System clock generator | Oscillation frequency | Supply voltage |
|---------------|------------------------|-----------------------|----------------|
| 80μA typ | CR oscillation | 455kHz | 3.0V |
| 300μA typ | CR oscillation | 455kHz | 5.0V |


c. HOLD mode

| Leakage current | Condition | Oscillation frequency | Supply voltage |
|-----------------|-------------------------------------|-----------------------|----------------|
| 0.1μA typ | When CR oscillation is at STOP mode | 455kHz | 5.0V |


Package Dimensions

unit:mm

3112A-MFP24S



Pin Assignment



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

LC573104A, 573102A

- Port
 - Input port (S port, M port) : 2-port (8 pins) [Key scan input port]
 - Input/Output port : 3-port (10 pins)
 - P0 port, P1 port 2-port (8 pins) [Key scan output port]
 - P2 port 1-port (2 pins) [Key scan expansion port]
[LED direct drivable port]
- Infrared remote control carrier generation circuit.
 - Software-controllable remote control carrier output ON/OFF.
 - Software-controllable carrier frequency and duty ratio.
<38kHz-1/3 duty, 38kHz-1/2 duty, 57kHz-1/2 duty>
(When fixed carrier signal is output, it is specified by mask option)
 - 1kHz to 200kHz infrared remote control transmission carrier frequency.
(When carrier output is selected by timer at mask option, and when 455kHz CR oscillator is used)
 - Infrared carrier output-dedicated terminal built-in (CA terminal).
 - 108ms HALT-mode cancel signal output.
- Timer
 - 16-bit software-controllable Timer
Timer input clock : Ceramic (CR) oscillation frequency (455kHz)
 - 108ms HALT release request signal generation timer (Free running timer)
 - Watchdog timer (changed over between USED/UNUSED by mask option)
- Sub-routine stack level
 - 2 levels
- Oscillation circuit
 - Ceramic (CR) oscillation circuit : 455kHz (for System clock generation), Feedback resistor built-in.
- Standby function
 - HALT mode
HALT mode used to reduce current drain.
HALT mode suspends program execution.
Following shows how to release the HALT mode.
 - (A) System reset
 - (B) HALT mode release request signal.
 - HOLD mode
HOLD mode stops ceramic resonator (CR). The HOLD mode can be released in two ways.
 - (A) System reset
 - (B) Apply H level input to S port pin or M port pin. (However, it is necessary to set S port or M port HOLD mode release permission flag beforehand.)
- From of shipment
 - MFP-24S (1.0mm pitch) and chip.

NOTE : When dipping in solder to mount the MFP package on board, contact SANYO for instructions.

The Application Development System for the LC573100 Series.

- (1) Manual
 - (A) Users Manual : LC573100 Series Users Manual.
 - (B) Development Tool Manual : LC573100 Series Development Tool Manual.
- (2) Development Tools
 - Tools for application development of the LC573100 Series.
 - (A) Personal computer (MS-DOS based).
 - (B) Cross assembler (LC573100.EXE).
 - (C) Mask option generator (SU573100.EXE).
 - Tools to evaluate application development of the LC573100 Series.
 - (A) EVA chip (LC5797).

NOTE 1) As RAM capacity differs between EVA chip (LC5797) and the LC573100 Series, always check before programming and debugging.

LC573100 : 64×4 bits

LC5797 : 256×4 bits

NOTE 2) Always keep the DPH value in mind when programming. Only DPH '0' to '3' may be used as the RAM address.


If DPH other than '0' to '3' is used as RAM address when programming, SANYO will not be liable for any trouble caused.

- (B) EVA chip board (TB5730).

NOTE) The application evaluation board is the evaluation board made by the user.


- (C) Evaluation board [EVA420 (Monitor ROM : ER-573000)]
- (D) Display and mask option data control board [DCB-1A (REV3.6)]

Development Support System Outline



LC573104A, 573102A

(A) Block Diagram
(LC573104A)




DISCONTINUED PRODUCT

LC573104A, 573102A

Die Specifications

Chip size : 3.51mm×3.19mm
 Chip thickness : 480μm
 Pad size : 120μm×120μm

Pad Layout



Pad coordinates

| Pad No. | Pin Name | X (μm) | Y (μm) | |
|---------|----------|--------|--------|-------|
| 17 | 1 | VDD | 1465 | 1365 |
| 18 | 2 | CA | 1155 | 1365 |
| 19 | 3 | P20 | -305 | 1365 |
| 20 | 4 | P21 | -1485 | 1365 |
| 21 | 5 | P00 | -1485 | 1110 |
| 22 | 6 | P01 | -1485 | 870 |
| 23 | 7 | P02 | -1485 | 565 |
| 24 | 8 | P03 | -1485 | 325 |
| 1 | 9 | P10 | -1485 | 20 |
| 2 | 10 | P11 | -1485 | -220 |
| 3 | 11 | P12 | -1485 | -480 |
| 4 | 12 | P13 | -1485 | -1395 |
| 5 | 13 | S1 | -410 | -1395 |

| Pad No. | Pin Name | X (μm) | Y (μm) | |
|---------|----------|--------|--------|-------|
| 6 | 14 | S2 | 360 | -1395 |
| 7 | 15 | S3 | 560 | -1395 |
| 8 | 16 | S4 | 760 | -1395 |
| - | 17 | TEST | 960 | -1395 |
| - | 18 | TEST | 1140 | -1395 |
| 9 | 19 | M1 | 1560 | -1395 |
| 10 | 20 | M2 | 1560 | -905 |
| 11 | 21 | M3 | 1560 | -685 |
| 12 | 22 | M4 | 1560 | -445 |
| 13 | 23 | RES | 1465 | 330 |
| 14 | 24 | VSS | 1465 | 570 |
| 15 | 25 | CF1 | 1465 | 755 |
| 16 | 26 | CF2 | 1465 | 1155 |

- The chip center is the origin of the above pad coordinates. The X, Y values represent the coordinate of the pad center.
- When dipping the MFP24S package in solder to mount on boards, contact SANYO for instructions, etc.
- Chip substrate should be connected to VSS or left open.

LC573104A, 573102A

Pin Function

| MFP24S Pin No. | Pin name | Input/Output | Function description | Option | Reset status |
|----------------|-----------------|--------------|--|--|--|
| 17 | V _{DD} | – | Supply voltage. See Fig 1. | | |
| 14 | V _{SS} | – | Ground. See Fig 1. | | |
| 15 | CF1 | Input | User for system clock oscillation. • 455kHz ceramic resonator is connected between CF1 and CF2 for oscillation. | | |
| 16 | CF2 | Output | • Stops oscillation when receiving CR oscillation stop command. | | |
| 5 | S1 | Input | Input port S. • LSI system is reset by charging VDD to S1 to S4 simultaneously (Mask option). • Data is loaded in accumulator. | (1) 'L' level HOLD Tr YES/NO (2) Reset by S1 to S4. | • Pull-down resistor ON. • Reset signal ENABLE. |
| 6 | S2 | | | | |
| 7 | S3 | | | | |
| 8 | S4 | | | | |
| 9 | M1 | Input | Input port M. Data loaded in accumulator. | 'L' level HOLD Tr YES/NO | • Pull-down resistor ON. |
| 10 | M2 | | | | |
| 11 | M3 | | | | |
| 12 | M4 | | | | |
| 21 | P00 | Input/Output | Input/output port. • Data loaded in accumulator. • Output pin to output data from accumulator. (P-ch Open Drain Output) | | |
| 22 | P01 | | | | |
| 23 | P02 | | | | |
| 24 | P03 | | | | |
| 1 | P10 | Input/Output | Input/output port. • Data loaded in accumulator. • Output pin to output data from accumulator. (P-ch Open Drain Output) | | |
| 2 | P11 | | | | |
| 3 | P12 | | | | |
| 4 | P13 | | | | |
| 19 | P20 | Input/Output | Input/output port. • Data loaded in accumulator. • Output pin to output data from accumulator. (P-ch Open Drain Output) • LED direct drivable pin. | | |
| 20 | P21 | | | | |
| 18 | CA | Output | Remote control carrier output. | Fixed carrier output/ Carrier output by timer | • At reset 'L' level. • At fixed carrier output 38kHz-1/3 duty. |
| 13 | RES | Input | Reset input. Internal pull-up resistor. | | |

DISCONTINUED PRODUCT

Supply connections




Fig. 1 Supply connections

LC573104A, 573102A

Mask Option

(1) Input port option

| Option | Circuit | Remarks |
|-----------------------------|---------|---|
| 'L' level Hold Tr selection | | Next port switches over in sequence. • S1 to S4, M1 to M4 Input signal level. Hold Tr selection. • 'L' level Hold Tr used. • 'L' level Hold Tr not used. |

(2) Reset signal option by S port


| Option | Circuit | Remarks |
|------------------------|---------|---|
| Resetting IC by S port | | Selects signal for resetting IC system by simultaneously charging 'H' level to S1 to S4. • Allow • Prohibit |

(3) Carrier standard clock generation circuit option for remote control

| Option | Circuit | Remarks |
|----------------------|---------|--|
| 38/57kHz | | Software-controllable carrier frequency and duty. • Following carrier frequency and duty may be selected by setting control register 4. (1) 38kHz-1/3 Duty (2) 38kHz-1/2 Duty (3) 57kHz-1/2 Duty |
| Timer 8 bit overflow | | Timer 8-bit overflow signal generates carrier signal for infrared remote control. |

LC573104A, 573102A

(4) Watchdog timer circuit option



Specifications

Absolute Maximum Ratings

| Parameter | Symbol | Conditions | Ratings | Unit |
|--|------------|--|----------------------|--------------|
| Supply voltage | V_{DD} | | -0.3 to +7.0 | V |
| | V_{DD1} | | -0.3 to V_{DD} | V |
| | V_{DD2} | | -0.3 to V_{DD} | V |
| Input voltage | V_{IN} | S1 to S4, M1 to M4, RES, P00 to P03, P10 to P13, P20, P21, CF1 (P00 to P03, P10 to P13, P20, P21 are input mode) | -0.3 to $V_{DD}+0.3$ | V |
| Output voltage | V_{OUT} | CA, P00 to P03, P10 to P13, P20, P21, CF2 (P00 to P03, P10 to P13, P20, P21 are output mode) | -0.3 to $V_{DD}+0.3$ | V |
| Output current (Per 1 pin) | I_{OUT1} | CA (per 1 pin) | 25 | mA |
| | I_{OUT2} | P00 to P03, P10 to P13 (per 1 pin) | 500 | μ A |
| | I_{OUT3} | P20, P21 (Per 1 pin) | 10 | mA |
| | I_{OUT4} | Output pins other than listed above (per 1 pin) | 500 | μ A |
| Total output current of all pins except CA | I_{ALL} | All pins totaled (except for CA pin) | 25 | mA |
| Operating temperature | T_{opr} | | -30 to +70 | $^{\circ}$ C |
| Storage temperature | T_{stg} | | -40 to +125 | $^{\circ}$ C |

Recommended Operating Ranges at $T_a = -30$ to $+70^{\circ}$ C, $V_{SS} = 0$ V

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|--------------------------|-----------|--|--------------|-----|--------------|------|
| | | | min | typ | max | |
| Supply voltage | V_{DD} | | 2.3 | | 6.0 | V |
| Input high-level voltage | V_{IH1} | S1 to S4, M1 to M4, P00 to P03, P10 to P13, P20, P21 (P0, P1, P2 ports are input mode) | $0.7V_{DD}$ | | V_{DD} | V |
| Input low-level voltage | V_{IL1} | | 0 | | $0.3V_{DD}$ | V |
| Input high-level voltage | V_{IH2} | RES | $0.75V_{DD}$ | | V_{DD} | V |
| Input low-level voltage | V_{IL2} | | 0 | | $0.25V_{DD}$ | V |
| Operation frequency | f_{OPG} | At CR oscillation, Fig. 2 | 380 | 455 | 500 | kHz |




Fig. 2 CR Oscillation Circuit

LC573104A, 573102A

Electrical Characteristics at Ta = -30 to +70°C, VSS=0V

| Parameter | Symbol | Conditions | Ratings | | | Unit | |
|-------------------------------|--------------------|---|----------------------------------|---------|------|------|----|
| | | | min | typ | max | | |
| Input impedance | R _{IN1A} | V _{DD} =2.9V, V _{IL} =0.4V, S1 to S4, M1 to M4, 'L' level Hold Tr, Fig. 3 | 150 | 300 | 1000 | kΩ | |
| | R _{IN1B} | V _{DD} =2.9V, V _{IL} =0.4V, S1 to S4, M1 to M4, 'L' level pull-down Tr, Fig. 3 | 30 | 50 | 100 | kΩ | |
| | R _{IN2} | V _{DD} =2.9V, RES | 10 | | 300 | kΩ | |
| Output high-level voltage | V _{OH1} | V _{DD} =2.9V, I _{OH} =-450μA, P00 to P03, P10 to P13 | V _{DD} -0.45 | | | V | |
| Output off-leak current | I _{OFF1} | V _{DD} =2.9V, P00 to P03, P10 to P13 | V _{IN} =V _{SS} | | 1.0 | μA | |
| | I _{OFF2} | | V _{IN} =V _{DD} | -1.0 | | μA | |
| Output high-level voltage | V _{OH2} | V _{DD} =2.9V, I _{OH} =-10mA, P20, P21 | V _{DD} -0.5 | | | V | |
| Output off-leak current | I _{OFF3} | V _{DD} =2.9V, P20, P21 | V _{IN} =V _{SS} | | 1.0 | μA | |
| | I _{OFF4} | | V _{IN} =V _{DD} | -1.0 | | μA | |
| Output current (H) | I _{OH1} | V _{DD} =3.0V, V _{OH} =V _{DD} -1.5V, CA | 6 | 12 | | mA | |
| Output current (L) | I _{OL1} | V _{DD} =3.0V, V _{OH} =0.9V, CA | 2 | 5 | | mA | |
| HALT-mode supply current | I _{DD1} | V _{DD} =3.0V, 455kHz CR oscillation, C _{cd} =C _{cg} =150pF, Ta≤50°C, Fig.5 | | 80 | 300 | μA | |
| Operating current | I _{DD2} | V _{DD} =3.0V, 455kHz CR oscillation, C _{cd} =C _{cg} =150pF, Ta≤50°C, Fig.5 | | 150 | 500 | μA | |
| Supply leak current 1 | I _{LEAK1} | V _{DD} =3.0V | | Ta=25°C | 0.2 | 1 | μA |
| Supply leak current 2 | I _{LEAK2} | | | Ta=50°C | 1 | 5 | μA |
| Oscillator start-up voltage | V _{ST} | C _{cd} =C _{cg} =150pF, 455kHz CR oscillation, Fig. 4 | 2.0 | | | 2.3 | V |
| Oscillator sustaining voltage | V _{SUS} | | | | | V | |
| Oscillator start-up time | t _{ST} | V _{DD} =2.3V, C _{cd} =C _{cg} =150pF, 455kHz CR oscillation, Fig. 4 | | | | 30 | ms |

Recommended Oscillators.

| Oscillator | Manufacturer | Part number | Ccg | Ccd |
|---------------------------|---------------|-------------|-------|-------|
| 455kHz ceramic oscillator | Kyocera | KBR-455BK/Y | 150pF | 150pF |
| | Murata | CSB455E | 150pF | 150pF |
| | Fuji Ceramics | POE-455 | 150pF | 150pF |

Electrical Characteristics at Ta = -30 to +70°C, VSS=0V

| Parameter | Symbol | Conditions | Ratings | | | Unit | |
|-------------------------------|--------------------|---|----------------------------------|---------|-----|------|----|
| | | | min | typ | max | | |
| Input impedance | R _{IN1A} | V _{DD} =5.0V, V _{IL} =0.4V, S1 to S4, M1 to M4, 'L' level Hold Tr, Fig. 3 | 70 | 200 | 600 | kΩ | |
| | R _{IN1B} | V _{DD} =5.0V, S1 to S4, M1 to M4, 'L' level pull-down Tr, Fig. 3 | 30 | 50 | 100 | kΩ | |
| | R _{IN2} | V _{DD} =5.0V, RES | 10 | | 300 | kΩ | |
| Output high-level voltage | V _{OH1} | V _{DD} =5.0V, I _{OH} =-750μA, P00 to P03, P10 to P13 | V _{DD} -0.75 | | | V | |
| Output off-leak current | I _{OFF1} | V _{DD} =5.0V, P00 to P03, P10 to P13 | V _{IN} =V _{SS} | | 1.0 | μA | |
| | I _{OFF2} | | V _{IN} =V _{DD} | -1.0 | | μA | |
| Output high-level voltage | V _{OH2} | V _{DD} =5.0V, I _{OH} =-10mA, P20, P21 | V _{DD} -0.5 | | | V | |
| Output off-leak current | I _{OFF3} | V _{DD} =5.0V, P20, P21 | V _{IN} =V _{SS} | | 1.0 | μA | |
| | I _{OFF4} | | V _{IN} =V _{DD} | -1.0 | | μA | |
| Output current (H) | I _{OH1} | V _{DD} =5.0V, V _{OH} =V _{DD} -2.5V, CA | 10 | 20 | | mA | |
| Output current (L) | I _{OL1} | V _{DD} =5.0V, V _{OL} =0.9V, CA | 2 | 5 | | mA | |
| HALT-mode supply current | I _{DD1} | V _{DD} =5.0V, 455kHz CR oscillation, C _{cd} =C _{cg} =150pF, Ta≤50°C, Fig.5 | | 300 | 400 | μA | |
| Operating current | I _{DD2} | V _{DD} =5.0V, 455kHz CR oscillation, C _{cd} =C _{cg} =150pF, Ta≤50°C, Fig.5 | | 400 | 500 | μA | |
| Supply leak current 1 | I _{LEAK1} | V _{DD} =5.0V | | Ta=25°C | 0.2 | 1 | μA |
| Supply leak current 2 | I _{LEAK2} | | | Ta=50°C | 1 | 5 | μA |
| Oscillator start-up voltage | V _{ST} | C _{cd} =C _{cg} =150pF, 455kHz CR oscillation, Fig. 4 | 2.0 | | | 2.3 | V |
| Oscillator sustaining voltage | V _{SUS} | | | | | V | |
| Oscillator start-up time | t _{ST} | V _{DD} =2.3V, C _{cd} =C _{cg} =150pF, 455kHz CR oscillation, Fig. 4 | | | | 30 | ms |




Fig. 3 : S1 to S4, M1 to M4 input structure




Fig. 4 : Oscillator start-up voltage, Oscillator sustaining voltage, and Oscillator start-up time measuring circuit.




Fig. 5 : Supply current measuring circuit

Note : CR is 455kHz, S-PORT : M-PORT : Input lead Tr is ON.
RES terminal has resistor built-in and is OPEN.
I/O-PORT is set at Output Mode and data is 'H'.

LC573100 Series Instruction Set

The instruction set uses the following abbreviations and symbols.

| | | | |
|------------------|---|---------------------|---|
| AC | : Accumulator | M | : Memory |
| ACn | : Accumulator bit n | M (DP) | : Memory addressed by DP |
| CF | : Carry flag | [M (DP)] | : Contents of memory addressed by DP |
| DP | : Data pointer | PC | : Program counter |
| DPL | : Data pointer low nibble | PCn | : Program counter bit n |
| DPH | : Data pointer high nibble | PAGE | : Page latch |
| EDP | : Data pointer save register | STS _n | : Status register n |
| EDPL | : Data pointer save register low nibble | (STS _m) | : Status register n content |
| EDPH | : Data pointer save register high nibble | [P ()] | : Contents of port () |
| SP | : Strobe pointer | X | : Immediate data |
| TREG | : Temporary register | X _n | : Immediate data bit n |
| SCF _n | : Start conditioning flag n | PDF | : Input port pull-down flag |
| CTL _n | : Control register n | SFR | : Special function register |
| HEF _n | : Hold enable flag n | (SFR) | : Contents of special function register |
| ROM | : ROM data | CSTF | : Chrono start flag |
| CFCF | : Ceramic resonator oscillator control flag | SPC | : Strobe pointer control bit |
| () | : Contents | CCF | : Carrier output control flag |
| [] | : Contents | () | : Complement of contents |
| ∨ | : Logical OR | [] | : Complement of contents |
| ⊕ | : Logical exclusive-OR | φ _n | : Output from stage n of 15-stage divider |
| ∧ | : Logical AND | WDT | : Watchdog timer |
| ← | : Transfer direction, result | | |

• The special function registers are abbreviated as follows.

| | |
|-------|------------------------------------|
| TCON | : Timer control register |
| TLOW | : Timer/counter register low byte |
| THIGH | : Timer/counter register high byte |
| CTL4 | : Control register 4 |
| P0 | : Port P0 |
| P1 | : Port P1 |
| P2 | : Port P2 |

LC573104A, 573102A

LC573100 Series Instructions

| Instruction | Mnemonic | Instruction code | Function | Bytes | Cycles | Function description | Status flag affected |
|-------------|---|---|---|----------------------|---|--|--|
| Accumulator | TAAT | 0 0 0 0 0 0 0 1 | AC, TRGE ← ROM | 1 | 2 | Contents of ROM on current page, addressed by PC whose low-order 8 bits are replaced with contents of AC and M (DP), are loaded to AC and TREG | |
| | MTR | 0 0 0 1 0 0 1 0 | M (DP) ← TREG | 1 | 1 | Stores the contents of TREG memory location pointed to by DP | |
| | ASR0 | 0 0 0 1 1 0 0 0 | $AC_n \leftarrow AC_{n+1}, AC_3 \leftarrow 0$ | 1 | 1 | Shifts the contents of the AC right and enter 0 into the MSB. | |
| | ASR1 | 0 0 0 1 1 0 0 1 | $AC_n \leftarrow AC_{n+1}, AC_3 \leftarrow 1$ | 1 | 1 | Shifts the contents of the AC right and enter 1 into the MSB. | |
| | ASL0 | 0 0 0 1 1 0 1 0 | $AC_n \leftarrow AC_{n-1}, AC_0 \leftarrow 0$ | 1 | 1 | Shifts the contents of the AC left and enter 0 into the LSB. | |
| | ASL1 | 0 0 0 1 1 0 1 1 | $AC_n \leftarrow AC_{n-1}, AC_0 \leftarrow 1$ | 1 | 1 | Shifts the contents of the AC left and enter 1 into the LSB. | |
| | INC | 1 0 0 1 1 0 0 0 | AC, M (DP) ← M (DP)+1 | 1 | 1 | Memory M (DP) contents incremented +1 and loaded to AC and M (DP). | |
| | DEC | 1 0 0 1 1 0 0 1 | AC, M (DP) ← M (DP)-1 | 1 | 1 | Memory M (DP) contents decremented -1 and loaded to AC and M (DP). | |
| Arithmetic | ADC | 1 0 0 0 0 0 0 0 | AC ← (AC)+[M (DP)]+CF | 1 | 1 | AC, memory M (DP) and CF contents are binary-added and the result loaded to AC. | CF |
| | ADC* | 1 0 0 0 1 0 0 0 | AC, M (DP) ← (AC)+[M (DP)]+CF | 1 | 1 | AC, memory M (DP) and CF contents are binary-added and the result loaded to AC, M (DP). | CF |
| | ADCI X | 1 0 0 1 0 0 0 0 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC)+X+CF | 2 | 2 | AC, immediate data and CF contents are binary-added, and the result loaded to AC. | CF |
| | SBC | 1 0 0 0 0 0 0 1 | AC ← (AC)+[M (DP)]+CF | 1 | 1 | AC, memory M (DP) and CF contents are binary-subtracted, and the result loaded to AC. | CF |
| | SBC* | 1 0 0 0 1 0 0 1 | AC, M (DP) ← (AC)+[M (DP)]+CF | 1 | 1 | AC, memory M (DP) and CF contents are binary-subtracted, and the result loaded to AC and M (DP). | CF |
| | SBCI X | 1 0 0 1 0 0 0 1 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC)+X+CF | 2 | 2 | AC, immediate data and CF contents are binary-subtracted and the result loaded to AC. | CF |
| | ADD | 1 0 0 0 0 0 1 0 | AC ← (AC)+[M (DP)] | 1 | 1 | AC and memory M (DP) contents are binary-added and the result loaded to AC. | CF |
| | ADD* | 1 0 0 0 1 0 1 0 | AC, M (DP) ← (AC)+[M (DP)] | 1 | 1 | AC and memory M (DP) contents are binary-added and the result loaded to AC and M (DP). | CF |
| | ADDI X | 1 0 0 1 0 0 1 0 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC)+X | 2 | 2 | AC and immediate data contents are binary-added and the result loaded to AC. | CF |
| | SUB | 1 0 0 0 0 0 1 1 | AC ← (AC)+[M (DP)]+1 | 1 | 1 | AC and memory M (DP) contents are binary-subtracted and the result loaded to AC. | CF |
| | SUB* | 1 0 0 0 1 0 1 1 | AC, M (DP) ← (AC)+[M (DP)]+1 | 1 | 1 | AC and memory M (DP) contents are binary-subtracted and the result loaded to AC and M (DP). | CF |
| | SUBI X | 1 0 0 1 0 0 1 1 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC)+X+1 | 2 | 2 | AC and immediate data contents are binary-subtracted and the result loaded in AC. | CF |
| | ADN | 1 0 0 0 0 1 0 0 | AC ← (AC)+[M (DP)] | 1 | 1 | AC and memory M (DP) contents are binary-added and the result loaded to AC. | |
| | ADN* | 1 0 0 0 1 1 0 0 | AC, M (DP) ← (AC)+[M (DP)] | 1 | 1 | AC and memory M (DP) contents are binary-added and the result loaded to AC and M (DP). | |
| | ADNI X | 1 0 0 1 0 1 0 0 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC)+X | 2 | 2 | AC and immediate data contents are binary-added and the result loaded in AC. | |
| | Logical | AND | 1 0 0 0 0 1 0 1 | AC ← (AC) ∧ [M (DP)] | 1 | 1 | AC and memory M (DP) contents are ANDed and the result loaded to AC. |
| AND* | | 1 0 0 0 1 1 0 1 | AC, M (DP) ← (AC) ∧ [M (DP)] | 1 | 1 | AC and memory M (DP) contents are ANDed and the result loaded to AC and M (DP). | |
| ANDI X | | 1 0 0 1 0 1 0 1 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC) ∧ X | 2 | 2 | AC and immediate data contents are ANDed and the result loaded to AC. | |
| EOR | | 1 0 0 0 0 1 1 0 | AC ← (AC) ⊕ [M (DP)] | 1 | 1 | AC and memory M (DP) are exclusive ORed and the result loaded to AC. | |
| EOR* | | 1 0 0 0 1 1 1 0 | AC, M (DP) ← (AC) ⊕ [M (DP)] | 1 | 1 | AC and memory M (DP) are exclusive ORed, and the result loaded to AC and M (DP). | |
| EORI X | | 1 0 0 1 0 1 1 0 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC) ⊕ X | 2 | 2 | AC and immediate data are exclusive ORed and the result loaded to AC. | |
| OR | | 1 0 0 0 0 1 1 1 | AC ← (AC) ∨ [M (DP)] | 1 | 1 | AC and memory M (DP) are ORed and the result loaded to AC. | |
| OR* | | 1 0 0 0 1 1 1 1 | AC, M (DP) ← (AC) ∨ [M (DP)] | 1 | 1 | AC and memory M (DP) are ORed and the result loaded to AC and M (DP). | |
| ORI X | 1 0 0 1 0 1 1 1 ---- X ₃ X ₂ X ₁ X ₀ | AC ← (AC) ∨ X | 2 | 2 | AC and immediate data are ORed and the result loaded to AC. | | |

Continued on next page.

LC573104A, 573102A

Continued from preceding page.

| Instruction | Mnemonic | Instruction code | Function | Bytes | Cycles | Function description | Status flag affected |
|---------------|----------|---|-----------------------|-------|--------|---|----------------------|
| Data Pointer | SDPL | 0 0 0 1 1 1 0 0 | DPL ← (AC) | 1 | 1 | AC contents loaded to DPL. | |
| | SDPH | 0 0 0 1 1 1 0 1 | DPH ← (AC) | 1 | 1 | AC contents loaded to DPH. | |
| | LDPL | 1 1 1 1 1 1 0 1 | AC ← (DPL) | 1 | 1 | DPL contents loaded to AC. | |
| | LDPH | 1 1 1 1 1 1 1 0 | AC ← (DPH) | 1 | 1 | DPH contents loaded to AC. | |
| | MDPL X | 1 0 1 1 X ₃ X ₂ X ₁ X ₀ | DPL ← X | 1 | 1 | Immediate data X loaded to DPL. | |
| | MDPH X | 1 1 0 0 X ₃ X ₂ X ₁ X ₀ | DPH ← X | 1 | 1 | Immediate data X loaded to DPH. | |
| | EDPL | 0 0 0 1 1 1 1 0 | (DPL) ↔ (EDPL) | 1 | 1 | DPL and EDPL contents exchanged. | |
| | EDPH | 0 0 0 1 1 1 1 1 | (DPH) ↔ (EDPH) | 1 | 1 | DPH and EDPH contents exchanged. | |
| | IDPL | 1 0 0 1 1 0 1 0 | DPL ← (DPL)+1 | 1 | 1 | DPL contents incremented +1. | |
| | IDPH | 1 0 0 1 1 1 0 0 | DPH ← (DPH)+1 | 1 | 1 | DPH contents incremented +1. | |
| | DDPL | 1 0 0 1 1 0 1 1 | DPL ← (DPL)-1 | 1 | 1 | DPL contents decremented -1. | |
| | DDPH | 1 0 0 1 1 1 0 1 | DPH ← (DPH)-1 | 1 | 1 | DPH contents decremented -1. | |
| SP | SSP | 1 0 1 0 1 1 1 0 | SP ← (AC) | 1 | 1 | AC contents loaded to SP. | |
| | LSP | 1 0 1 0 1 0 1 0 | AC ← (SP) | 1 | 1 | SP contents loaded to AC. | |
| | MSP X | 1 1 1 0 X ₃ X ₂ X ₁ X ₀ | SP ← X | 1 | 1 | Immediate data X loaded to SP. | |
| | ISP | 1 0 0 1 1 1 1 0 | SP ← (SP)+1 | 1 | 1 | SP contents incremented +1. | |
| | DSP | 1 0 0 1 1 1 1 1 | SP ← (SP)-1 | 1 | 1 | SP contents decremented -1. | |
| Flag | LHLT | 1 0 1 0 1 0 1 1 | AC ← (STS2), STS2 ← 0 | 1 | 1 | STS2 contents loaded to AC and STS2 is reset. | SCF1 to SCF4 |
| | L500 | 1 0 1 0 1 1 0 0 | AC ← (STS1), SCF0 ← 0 | 1 | 1 | STS1 contents loaded to AC and SCF0 is reset. | SCF0 |
| | CSP | 0 0 0 0 0 1 0 0 | CSTF ← 0 | 1 | 1 | CSTF reset. | CSTF |
| | CST | 0 0 0 0 0 1 0 1 | CSTF ← 1 | 1 | 1 | CSTF set. | CSTF |
| | RC5 | 0 0 0 0 0 1 1 0 | HEF0 ← 0 | 1 | 1 | HEF0 reset to inhibit Halt mode release by overflow from the divider circuit. | HEF0 |
| | SC5 | 0 0 0 0 0 1 1 1 | HEF0 ← 1 | 1 | 1 | HEF0 set enabling overflow from the divider circuit to release the Halt mode. | HEF0 |
| | RCF | 1 1 1 1 0 0 0 0 | CF ← 0 | 1 | 1 | CF reset. | CF |
| | SCF | 1 1 1 1 0 0 0 1 | CF ← 1 | 1 | 1 | CF set. | CF |
| Data transfer | LDA | 1 0 1 0 1 0 0 1 | AC ← [M (DP)] | 1 | 1 | Memory M (DP) contents transferred to AC. | |
| | STA | 1 0 1 0 1 1 0 1 | M (DP) ← (AC) | 1 | 1 | AC contents stored in memory M (DP). | |
| | LDI X | 0 0 1 1 X ₃ X ₂ X ₁ X ₀ | AC ← X | 1 | 1 | Immediate data X loaded to AC. | |
| | MVI X | 0 0 1 0 X ₃ X ₂ X ₁ X ₀ | M (DP) ← X | 1 | 1 | Immediate data X loaded to memory M (DP). | |

Continued on next page.

LC573104A, 573102A

Continued from preceding page.

| Instruction | Mnemonic | Instruction code | Function | Bytes | Cycles | Function description | Status flag affected | |
|--|------------------------------|---|---------------------|-------|---|--|----------------------|------------------------------|
| CPU control | HALT | 0 0 0 0 0 0 0 0 | CPU operation halts | 1 | 1 | <ul style="list-style-type: none"> Halts CPU operation. HALT mode is released under the following conditions. HALT mode is cancelled by the interaction of SIC X and SC5 commands. | | |
| | SCI X | 1 1 0 1 X ₃ X ₂ X ₁ X ₀ | CTL2 ← X | 1 | 1 | X ₀ to X ₃ Operation. | HEF1 to HEF4 | |
| | | | | | | X ₀ HFE1 is set to enable release of HALT mode by overflow signal from divider circuit following CF oscillation circuit. | | |
| | | | | | | X ₁ HFE2 is set enabling signal rise at input port S to release HALT mode. | | |
| | | | | | | X ₂ HFE3 is set enabling signal rise at input port M to release HALT mode. | | |
| X ₃ HFE4 is set enabling 1/10 second pulse to release HALT. | | | | | | | | |
| NOP | 1 1 1 1 1 1 1 1 | No operation | 1 | 1 | No operation. | | | |
| Input/Output | IPS | 1 0 1 0 1 1 1 1 | AC ← [P (S)] | 1 | 1 | Input data at input port S loaded to AC. | | |
| | IPM | 1 0 1 0 1 0 0 0 | AC ← [P (M)] | 1 | 1 | Input data at input port M loaded to AC. | | |
| | SPDR X | 1 1 1 1 0 1 X ₁ X ₀ | PDF ← X | 1 | 1 | Pull-down resistor MOS-Tr at corresponding input port turned ON/OFF. | PDF | |
| | | | | | | Bit content | | Operation |
| | | | | | | X ₀ =0 | | S-Terminal Pull down Tr OFF. |
| X ₀ =1 | | | | | | S-Terminal Pull down Tr ON. | | |
| X ₁ =0 | M-Terminal Pull down Tr OFF. | | | | | | | |
| X ₁ =1 | M-Terminal Pull down Tr ON. | | | | | | | |
| OUT | 1 1 1 1 1 1 0 0 | (1) Cannot be used when SPC=0&SP=0H to CH, EH, FH. (2) When SP=0&SP=D CTL3 ← (AC) (3) When SPC=1 SFR ← (AC) | 1 | 1 | Cannot be used. (Causes error when OUT is executed at SPC=0&SP=0H to CH, EH, FH.) | CF, CCF | | |
| | | | | | AC contents transferred to CTL3. | | | |
| | | | | | AC contents transferred to special function register SFR. | | | |
| TWRT | 0 0 0 0 0 0 1 0 | (1) Cannot be used when SPC=0&SP=0H to CH, EH, FH. (2) When SPC=0&SP=D CTL3 ← ROM (3) When SPC=1 SFR ← ROM | 1 | 1 | Cannot be used. (Causes error when TWRT is executed at SPC=0&SP=0H to CH, EH, FH.) | CF, CCF | | |
| | | | | | High-order 4 bits data of ROM, on current page, addressed by PC whose low-order 8 bits are replaced by AC and M (DP) contents, is transferred to CTL3. | | | |
| | | | | | High-order 4 bits or 8 bits data of ROM, on the current page, addressed by PC whose low-order 8 bits are replaced by AC and M (DP) contents is transferred to special function register SFR | | | |
| IN | 0 0 0 1 0 1 1 1 | (1) Cannot be used at SPC=0&SP=0H to CH, EH, FH. (2) When SPC=0&SP=D AC ← (STS3) (3) When SPC=1 AC ← (SFR) | 1 | 1 | Cannot be used. (Causes error when IN is executed at SPC=0&SP=0H to CH, EH, FH.) | | | |
| | | | | | STS3 contents transferred to AC. | | | |
| | | | | | Special function register SFR contents transferred to AC. | | | |

Continued on next page.

LC573104A, 573102A

Continued from preceding page.

| Instruction | Mnemonic | Instruction code | Function | Bytes | Cycles | Function description | Status flag affected |
|----------------------|--|--|---|-------|--|--|----------------------|
| | | | | | | | |
| Branching/subroutine | JMP X | 0 0 0 0 1 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | Loads data specified by X ₁₀ to X ₀ to PC and jumps unconditionally. | |
| | BAB0 X | 0 1 0 0 1 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If AC ₀ =1 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When AC bit 0 is '1', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. At '0', PC is incremented +2. | |
| | BAB1 X | 0 1 0 1 1 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If AC ₁ =1 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When AC bit 1 is '1', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. At '0', PC is incremented +2. | |
| | BAB2 X | 0 1 1 0 1 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If AC ₂ =1 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When AC bit 2 is '1', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. At '0', PC is incremented +2. | |
| | BAB3 X | 0 1 1 1 1 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If AC ₃ =1 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When AC bit 3 is '1', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. At '0', PC is incremented +2. | |
| | BAZ X | 0 1 0 0 0 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If AC=0 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When AC is '0', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. When AC is not '0', PC is incremented +2. | |
| | BANZ X | 0 1 0 1 0 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If AC≠0 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When AC is not '0', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. When AC is '0', PC is incremented +2. | |
| | BCNH X | 0 1 1 0 0 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If CF≠1 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When CF is '0', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. When CF is '1', PC is incremented +2. | |
| | BCH X | 0 1 1 1 0 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | If CF=1 then (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | When CF is '1', data specified by X ₁₀ to X ₀ is loaded to PC and jumps. When CF is '0', PC is incremented +2. | |
| | PAGE | 0 0 0 1 0 0 0 1 | PAGE ← [M (DP)] | 1 | 1 | Memory M (DP) contents loaded to PAGE latch. | |
| | JMP* | 0 0 0 1 0 0 0 0 | PC ₁₀ to PC ₀₈ ← (PAGE) PC ₀₇ to PC ₀₄ ← (AC) PC ₀₃ to PC ₀₀ ← [M (DP)] | 1 | 1 | Unconditionally jumps to page specified by PAGE and address whose low-order 8 bits are specified by contents of AC and memory M (DP). | |
| | ROM0 | 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 | PC ₁₁ ← 0 | 2 | 2 | Select ROM bank 0. | |
| | ROM1 | 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0 1 | PC ₁₁ ← 1 | 2 | 2 | Select ROM bank 1. | |
| JSR X | 1 0 1 0 0 X ₁₀ X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ | STACK ← (PC)+2 (PC ₁₀ to PC ₀) ← X ₁₀ to X ₀ | 2 | 2 | Current PC+2 contents are saved in STACK, data specified by X ₁₀ to X ₀ is loaded to PC and sub-routine is called. | | |
| RST | 0 0 0 1 0 0 1 1 | PC ← (STACK) | 1 | 1 | Returns PC contents saved in STACK to PC and returns from sub-routine. | | |
| Miscellaneous | SPC0 | 1 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 | SPC ← 0 | 2 | 2 | Resets strobe pointer control bit (SPC) to '0'. | SPC |
| | SPC1 | 1 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 | SPC ← 1 | 2 | 2 | Sets strobe pointer control bit (SPC) to '1'. | SPC |
| | CSEC | 1 1 1 1 1 0 1 1 | φ11 to φ15 ← 0 | 1 | 1 | Resets high-order 4 bits of divider circuit. | SCF0 SCF4 |
| | RWDT | 1 1 1 1 1 0 0 1 | (WDT) ← 0 | 1 | 1 | Resets Watchdog Timer counter. | |

DISCONTINUED

LC573104A, 573102A

LC573100 Series Instructions Map

| Lower Upper | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | |
|----------------|--------|------|------|------|--------|------|------|-----|--------|------|------|------|------|------|------|------|--|
| 0 | HALT | TAAT | TWRT | - | CSP | CST | RC5 | SC5 | JMP X | | | | | | | | |
| 1 | JMP* | PAGE | MTR | RTS | - | - | - | IN | ASR0 | ASR1 | ASL0 | ASL1 | SDPL | SDPH | EDPL | EDPH | |
| 2 | MVI X | | | | | | | | | | | | | | | | |
| 3 | LDI X | | | | | | | | | | | | | | | | |
| 4 | BAZ X | | | | | | | | BAB0 X | | | | | | | | |
| 5 | BCNH X | | | | | | | | BAB1 X | | | | | | | | |
| 6 | BCNH X | | | | | | | | BAB2 X | | | | | | | | |
| 7 | BCH X | | | | | | | | BAB3 X | | | | | | | | |
| 8 | ADC | SBC | ADD | SUB | ADN | AND | EOR | OR | ADC* | SBC* | ADD* | SUB* | ADN* | AND* | EOR* | OR* | |
| 9 | ADCI | SBCI | ADDI | SUBI | ADNI | ANDI | EORI | ORI | INC | DEC | IDPL | DDPL | IDPH | DDPH | ISP | DSP | |
| A | JSR X | | | | | | | | IPM | LDA | LSP | LHLT | L500 | STA | SSP | IPS | |
| B | MDPL X | | | | | | | | | | | | | | | | |
| C | MDPH X | | | | - | | | | ROMX | SPCX | - | | | | | | |
| D | SIC X | | | | | | | | | | | | | | | | |
| E | MSP X | | | | | | | | | | | | | | | | |
| F | RCF | SCF | NOP | NOP | SPDR X | | | | - | RWDT | - | CSEC | OUT | LDPL | LDPH | NOP | |

XXX : 1 Byte-1 Cycle instruction

ROMX : ROM0 instruction (C820H),
ROM1 instruction (C821H)

XXX : 2 Byte-2 Cycle instruction

SPCX : SPC0 instruction (C920H),
SPC1 instruction (C921H)

XXX : 1 Byte-2 Cycle instruction

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.